

UNIT FOR DETERMINING THE SAMPLING PHASE

5 Cross-Reference to Related Application:

This application is a continuation of copending International Application No. PCT/DE02/00063, filed January 10, 2002, which designated the United States and was not published in English.

10 Background of the Invention:

Field of the Invention:

The invention relates to an apparatus and a method for ascertaining and correcting the optimum sampling time for an oversampled digital bit stream.

15

In cordless communication systems, the data are transmitted in the form of a frame structure. Before the data packets are transmitted, synchronization words are transmitted which are known at the receiver. The synchronization word and the data

20 packet together produce a data burst. The synchronization word at the start of the burst is first used to identify the burst. Second, this synchronization word can be used to determine the optimum sampling phase for the receiving bit stream. When a digital modulation method is available, this sampling phase is
25 chosen such that sampling respectively takes place in the

center of the symbol period and hence at the maximum opening of the eye diagram.

Following demodulation, the receiver has a pulse-amplitude modulated received signal which codes the binary data. This received signal is supplied to a comparator whose output delivers the value 0 or the value 1, according to whether the received signal is less than or greater than 0. The actual conversion of the received signal into a sequence of discrete values is effected by cyclically sampling the comparative output.

To determine the optimum sampling time, it is advantageous for the output signal from the comparator to be sampled a plurality of times within the symbol period using a particular oversampling ratio (OSR). For each data symbol, n different samples are ascertained in this manner. Of these samples, only the respective value associated with the optimum sampling time is processed further, and the remaining (n-1) values are ignored.

To determine the optimum sampling time, it is known practice to compare the oversampled binary data with the synchronization word known to the receiver at the start of reception of a data burst. This is done using a correlator that compares the input data stream with the synchronization

word bit by bit and ascertains an associated correlation value. With undisturbed received signals, the first and last occurrence of correlation is at the start and end of a symbol period, and the sampling time is chosen in the center between 5 these two times.

A drawback of this solution is that the optimum sampling phase is determined only once for each data burst, specifically at the start of reception of the data burst. The sampling phase 10 ascertained at the beginning is then used to sample the entire data burst. Any signal disturbances at the start of a burst result in the sampling phase being stipulated incorrectly at the beginning. This incorrect sampling phase is then used to sample the entire data burst, and high bit-error rates are 15 obtained. Another drawback is that it is not possible to compensate for any drift in the time references of the transmitter and receiver by correcting the sampling phase, because the sampling phase stipulated at the beginning remains 20 constant for an entire respective data burst.

20

Summary of the Invention:

It is accordingly an object of the invention to provide an apparatus and a method for ascertaining and correcting the optimum sampling time for an oversampled bit stream, which 25 overcomes the above-mentioned disadvantages of the prior art apparatus and methods of this general type.

In particular, it is an object of the invention to reduce the bit-error rate as compared with the prior art.

5 The starting point is an oversampled digital bit stream, where samples taken at n different sampling times are available for each bit. The inventive apparatus for ascertaining and correcting the optimum sampling time includes a reading unit that reads the next bit from the oversampled digital bit

10 stream at the respective optimum sampling time. In addition, the apparatus includes a unit for ascertaining the correlation between the sequence of sampled data bits and a comparative sequence. The new optimum sampling time is stipulated by a unit for determining the new optimum sampling time on the

15 basis of the correlation values ascertained at the various sampling times.

Unlike in the prior art, the comparative sequence used is a continuous bit pattern, with the respective bit read at the optimum sampling time being fed into the comparative sequence.

20 Whereas, in the prior art, the synchronization word transmitted at the start of the data burst is used as the comparative sequence, the comparative sequence in the case of the inventive solution is produced by evaluating the received data stream. The currently read data bit is respectively used for updating the comparative sequence. By correlating this

comparative sequence with the oversampled input data stream, it is possible to ascertain a new optimum sampling time. The next bit can then be read by the reading unit at the actual newly determined optimum sampling time. This bit is also fed 5 into the comparative sequence again, so that the rotary method allows continual redetermination and correcting of the optimum sampling time.

One advantage of the inventive solution is that the optimum 10 sampling phase can be ascertained at any desired time within the data burst.

Whereas, in the prior art, the optimum sampling phase has been ascertained using the correlation with the synchronization 15 word transmitted at the beginning and was therefore able to be stipulated only at the start of the data burst, the inventive solution allows the optimum sampling time to be determined at any desired point within the data burst. In particular, this enables the optimum sampling time to be determined a plurality 20 of times during a data burst. In this respect, the invention permits continual redetermination and correcting of the optimum sampling time during the reception of a data burst. This allows the bit-error rate to be significantly reduced.

25 Any signal disturbance at the start of transmission of the data burst can prompt the incorrect initial setting of the

optimum sampling time. The inventive solution makes it possible to correct the incorrect sampling time while the data burst is still being received. This means that the rest of the data burst can be received correctly.

5

Continually correcting the sampling phase is advantageous particularly when there is a drift between the time references of the transmitter and the receiver. The result of such a drift is that a sampling phase that has been determined correctly at the beginning produces incorrect reading results after a short time. By contrast, the inventive correcting of the optimum sampling time allows good reading results even when there is a timing drift between the transmitter and the receiver, since the sampling phase is altered in line with the drift.

From the prior art, hardware for determining the sampling phase is known in which the correlation between the input data stream and the synchronization word is ascertained for various sampling phases in order to find the optimum sampling phase.

In order to get from this previously known hardware to hardware operating on the basis of the invention, it is merely necessary to replace the constant comparative sequence with a continuous bit pattern into which the respective newly read bit is fed. The design alterations to the previously known hardware which are required for this purpose are minimal. In

this respect, it is possible to produce a unit for determining the sampling phase which allows constant correcting of the sampling phase with little additional complexity of design.

5 In line with one advantageous embodiment of the invention, the comparative sequence is stored in a comparative-sequence shift register. The respective bit read at the optimum sampling time is fed into the comparative-sequence shift register. This is the most suitable hardware implementation for storing a
10 continuous bit pattern. The respective bit read at the optimum sampling time is fed into the shift register, so that the shift register constantly contains the current comparative sequence. In this case, the shift register is clocked such that the bit pattern is respectively shifted after a symbol
15 period T_{Bit} . The shift-register content is correlated with the arriving digital bit stream in order to ascertain an associated correlation value at each sampling time.

In line with another advantageous embodiment of the invention,
20 the oversampled digital input bit stream is shifted by a sequence of shift registers. Each shift register has n register cells for holding the n samples available for each bit. By way of example, with an oversampling ratio of 9, there are 9 samples for each data symbol in the input bit stream.
25 Accordingly, the ratio between the sampling period T_s and the

symbol period T_{Bit} in the case of ninefold oversampling is $T_s = \frac{T_{\text{Bit}}}{9}$.

To hold the 9 samples taken for each bit, shift registers with 5 9 register cells each need to be provided. To store a sequence of, by way of example, 16 data symbols in the input bit stream, 16 series-connected shift registers with 9 register cells each are accordingly required. Instead of the sequence of 16 shift registers, one large shift register with $16 \cdot 9 = 10 144$ register cells can also be used. The sequence of shift registers is clocked such that the shift register content is respectively shifted one position further when a sampling period T_s has elapsed.

15 Storing the samples of the oversampled digital input bit stream in such a sequence of shift registers of length n allows for the simple determination of the optimum sampling time or the optimum sampling phase. This involves stipulating which of the n register cells provided for each data symbol 20 needs to be read to obtain the current bit. If, with an oversampling ratio of 9, for example, the respective third register cell of each shift register is read, then the sampling phase is thus stipulated relative to the input bit pattern. The sampling phase used for reading can be altered in 25 the simple manner by respectively using the fourth or fifth

register cell of the respective shift register to read the current bit instead of the third one, for example.

It is advantageous to determine the optimum sampling time a 5 plurality of times during a data burst. This allows continuous correcting of the optimum sampling phase. Particularly when there is a clock drift between the reference clock at the transmitter and at the receiver, this makes it possible to ensure that the input signal is respectively sampled 10 approximately in the center of the received data symbol.

It is particularly advantageous in this case if the optimum sampling time is determined a plurality of times during a data burst at cyclic intervals. By way of example, it is possible 15 to stipulate that the optimum sampling time is respectively redetermined after 20 data symbols have been received.

It is advantageous if the comparative sequence is equated to a synchronization word at each start of the reception of a data 20 burst. The synchronization word is respectively transmitted at the start of a data burst and is known at the receiver. In this respect, the sampling phase can be determined for the first time by correlating the input data stream with the previously known synchronization word. As soon as the sampling 25 phase has been determined for the first time, the next bits of the bit stream can be read on the basis of this sampling

phase. The data bits obtained in this manner are then successively fed into the comparative sequence and are used to determine the new optimum sampling time.

5 In line with another advantageous embodiment of the invention, the optimum sampling time is varied only within a prescribed range around the previous optimum sampling time. If readjustment repeatedly obtains incorrect comparative patterns, for example, as a result of greatly disturbed data
10 bits, then redetermination of the sampling phase can result in an incorrect value that differs greatly from the sampling phase used previously. To prevent this, readjustment of the sampling time t_{adjust} is restricted to a particular range around the previously used sampling time t_{opt} . This measure makes it
15 possible to prevent the sampling phase from "breaking out" of the plausible range.

It is advantageous if the unit for ascertaining the correlation respectively determines the hamming distance
20 between the sequence of sampled data bits which is associated with a particular sampling time and the comparative sequence. The hamming distance indicates how many bits differ between the sequence of sampled data bits and the comparative sequence. A hamming distance of zero signifies, in this
25 respect, that the sequence of sampled data bits and the comparative sequence are identical. A hamming distance of 1

signifies that the sequence of sampled data bits differs from the comparative sequence by precisely one bit, while all the other bits in the two sequences match. If, by way of example, two sequences each including 16 bits have a hamming distance 5 of 1 or 2 from one another, then the two sequences are greatly correlated. In this respect, the hamming distance between the sequence of sampled data bits and the comparative sequence is a good measure of the correlation between the two sequences. In addition, suitable hardware solutions are available which 10 can be used to calculate the hamming distance between two sequences with little complexity.

It is advantageous if the unit for ascertaining the correlation compares the respective hamming distance 15 ascertained with a prescribed threshold value and, if the hamming distance is below the threshold value, the unit sets an associated correlation flag. If, by way of example, bit errors mean that individual bits in the two sequences to be compared differ from one another, then a hamming distance not 20 equal to zero is obtained. Nevertheless, the two sequences are greatly correlated. In the case of the inventive solution, the existence of correlation between the two sequences is then affirmed if the hamming distance is below a prescribed threshold value. This gives better results than if full 25 identity between the two sequences were demanded.

In line with one advantageous embodiment of the invention, the unit for determining the new optimum sampling time ascertains the new optimum sampling time by considering the sampling-time range within which the hamming distance is below the 5 prescribed threshold value. On account of the oversampling, there exist a plurality of (in the example 9) different samples for each data symbol in the input data stream. For each sampling time, the samples obtained are correlated with the comparative sequence. If correlation exists, that is to 10 say if the hamming distance is below the prescribed threshold value, then an associated correlation flag is set. If the sequence of correlation flags associated with the various sampling times is considered, then it is possible to ascertain the sampling time at which correlation exists for the first 15 time. Accordingly, it is possible to ascertain the sampling time at which the input data sequence and the comparative sequence have sufficient correlation for the last time. The time of first correlation and the time of last correlation stipulate a sampling-time range within which the hamming 20 distance is below the prescribed threshold value. By analyzing this sampling-time range, it is possible to determine the new optimum sampling time.

A particular advantage in this context is when a time, which 25 is in the center of the sampling-time range, is chosen as the new optimum sampling time. Such a choice of sampling time

ensures that the bits in the incoming data stream are each sampled in the center.

In the case of the inventive method for ascertaining and 5 correcting the optimum sampling time for an oversampled digital bit stream, where samples taken at n different sampling times are available for each bit, the next bit from the oversampled digital bit stream is first read at the previous optimum sampling time. The bit which is read is fed 10 into the comparative sequence, which is stored as a continuous bit pattern. Next, the correlation between the sequence of sampled data bits and the comparative sequence is ascertained, with an associated correlation value being ascertained at each sampling time. A new optimum sampling time is then determined 15 from the correlation values ascertained at the various sampling times.

Up until now, the comparative sequence used has been the synchronization word known at the receiver. Such a choice of 20 comparative sequence only allowed the optimum sampling phase to be stipulated at the start of a data burst. In the case of the inventive solution, the comparative sequence is respectively complemented by the currently read bit. This allows the optimum sampling time to be redetermined within a 25 data burst as well. In this way, the sampling phase can be

corrected continuously, and this results in a significantly reduced bit-error rate.

Other features which are considered as characteristic for the 5 invention are set forth in the appended claims.

Although the invention is illustrated and described herein as embodied in a unit for determining the sampling phase, it is nevertheless not intended to be limited to the details shown, 10 since various modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, 15 however, together with additional objects and advantages thereof will be best understood from the following description of specific embodiments when read in connection with the accompanying drawings.

20 Brief Description of the Drawings:

Fig. 1 is a block diagram of a prior art unit for determining the optimum sampling phase for an oversampled bit stream; and

Fig. 2 is a block diagram of an inventive unit for 25 ascertaining the optimum sampling phase for an oversampled bit stream.

Description of the Preferred Embodiments:

Referring now to the figures of the drawing in detail and first, particularly, to Fig. 1 thereof, there is shown a prior 5 art unit for determining the sampling phase, where the sampling phase is stipulated at the start of a data burst for the entire data burst. To this end, the input data stream is correlated with the synchronization word known at the receiver in order to derive the optimum sampling phase from the 10 correlation result.

This is done by sampling the pulse-amplitude modulated received signal a plurality of times within a symbol period T_{Bit} on the basis of a particular oversampling ratio (OSR), so 15 as to obtain n samples for each received data symbol. In the example shown in Fig. 1, $n = 9$, that is to say there are 9 samples available for each data symbol.

The oversampled digital bit stream $RXDA_{IN}$ is shifted by an 20 arrangement of series-connected shift registers 1, 2, ..., 5.

The clock frequency of the shift registers is given by $\frac{1}{T_s}$. In

this context, T_s denotes the sampling period, that is to say the interval of time between two samples. Each of the shift registers 1, 2, ..., 5 includes $n = 9$ different shift register

cells for holding the digitized samples. The direction of advance in the shift registers is identified by the arrow 6.

Each of the shift registers 1, 2, ..., 5 contains the 5 designations z^{-1} and z^{-8} . z^{-1} denotes a delay by one sampling period T_s , and accordingly z^{-8} denotes a delay by 8 sampling periods $8 \cdot T_s$. All in all, each of the shift registers 1, 2, ..., 5 therefore brings about a delay of 9 sampling periods, or (on account of $9 \cdot T_s = T_{Bit}$) of one symbol period T_{Bit} .

10

The shift register arrangement including the shift registers 1, 2, ..., 5 enables a simple stipulation of the sampling phase by virtue of selecting one of the n shift register cells in the shift register 2, for which the next data symbol value is 15 then read (7). The sampling phase is thus stipulated by selecting one of the n shift register cells in the shift register 2.

To ascertain the optimum sampling phase, the contents r_0 , 20 $r_1, \dots, r_{14}, r_{15}$ of the respective first cell in the shift registers 2, 3, ..., 5 are read at the sampling frequency $\frac{1}{T_s}$ and are supplied to the unit 8 in order to ascertain the correlation. There, the correlation of the input data sequence

25 $\{r(k \cdot T_s - m \cdot T_{Bit})\}_{0 \leq m \leq 15} =$

$$= \{r(k \cdot T_s), r(k \cdot T_s - T_{Bit}), \dots, r(k \cdot T_s - 15 \cdot T_{Bit})\}$$

$$= \{r_0, r_1, \dots, r_{14}, r_{15}\}$$

is correlated with the known, for example 16-bit long,

5 synchronization word

$$\{s(m \cdot T_{Bit})\}_{0 \leq m \leq 15} =$$

$$= \{s_0, s_1, \dots, s_{14}, s_{15}\}$$

10 in order to ascertain an associated correlation value for each sampling phase k. For this purpose, the synchronization word RXSYNC is written (9) to the memory cells 10 provided for this purpose. The correlation value used is the hamming distance d(k) between the input data sequence, on the one hand, and the 15 synchronization word on the other. The hamming distance is calculated at each of the times $k \cdot T_s$:

$$d(k) = \sum_{m=0}^{15} s_m \oplus r_m .$$

20 The hamming distance indicates how many bits differ between the sequence of received data:

$$\{r(k \cdot T_s - m \cdot T_{Bit})\}_{0 \leq m \leq 15} ,$$

and the comparative sequence:

$$\{s(m \cdot T_{Bit})\}_{0 \leq m \leq 15}.$$

5 In the present example, the two sequences are each 16 bits long.

To establish whether there is sufficiently great correlation between the input bit sequence and the comparative sequence, 10 the hamming distance $d(k)$ is compared with a selectable threshold value d_{max} . If $d(k) \leq d_{max}$, then the two sequences are correlated.

At the start of each data burst, the synchronization word is 15 transmitted. Let $k_1 \cdot T_s$ be the time at which correlation exists for the first time, that is to say at which $d(k_1) \leq d_{max}$. This time is referred to as SYNC. The correlation flag $f(k_1)$ associated with the time k_1 is set:

20 $f(k_1) = 1$

For the next 8 times $k = k_1+1, k_1+2, \dots, k_1+8$, the associated hamming distances $d(k)$ are respectively ascertained and are compared with d_{max} . If the hamming distances are below the 25 threshold value d_{max} , the associated correlation flag is set:

$$f(k) = \begin{cases} 1 & \text{for } d(k) \leq d_{\max} \\ 0 & \text{for } d(k) > d_{\max} \end{cases}$$

5 The correlation flags $f(k)$ determined in this manner, where k = $k_1+1, k_1+2, \dots, k_1+8$, are written (12) to a correlation-flag shift register 11 by the correlation determining unit 8 for determining the correlation. The direction of advance in the correlation-flag shift register 11 is given by the arrow 13 in this case.

10

From the correlation flags' bit sequence, which is stored in the shift register 11 and includes 9 bits, it is possible to determine the optimum sampling time

15 $t_0 = k_0 \cdot T_s + m \cdot T_{bit}$.

20 The pulse-amplitude modulated signal available prior to oversampling can be asymmetrically deformed. In this case, it can be advantageous to align the sampling time with the time of maximum amplitude by slightly shifting the sampling time with respect to the central sampling time. This can be done using an arbitrarily selectable additional time offset $k_2 \in \{-2; -1; 0; 1; 2; 3\}$.

In this respect,

$$k_0 = k_1 + P + k_2$$

5 is valid for the time index k_0 , where P denotes the sampling phase and $k_2 \in \{-2; -1; 0; 1; 2; 3\}$ denotes an arbitrarily selectable time offset.

10 First, the optimum sampling time t_0 is chosen precisely in the center between the time at which correlation starts and the time of last correlation. If k_1 denotes the index of the first occurrence of correlation and $k_1 + n_1$ denotes the index of the last occurrence of correlation (that is to say $f(k_1) = 1$ and $f(k_1 + n_1) = 1$), then the sampling phase P obtained is

15

$$P = \left[\frac{n_1}{2} \right] + 1.$$

20 In the case of the implementation shown in Fig. 1, the bit pattern stored in the correlation-flag shift register 11 is converted into the associated sampling phase P using a lookup table LUT. The lookup table LUT is read at the time at which the shift-register cell on the extreme right of the correlation-flag shift register 11 first assumes the value 1 (that is to say at the time SYNC). The index n_1 is then 25 determined by the last (that is to say that on the extreme

left) occurrence of a correlation flag having the value "1". The correlation-flag values in between, denoted by "X", are of no significance for determining n_1 and P ("don't care bits"). The column on the right next to the lookup table LUT indicates 5 the sampling phases P associated with the various correlation-flag bit sequences.

The sampling phase P is supplied to the sample and hold element 14 and, together with the parameters k_0 ad k_2 , 10 determines the time at which a particular register cell in the shift register 2 needs to be read 7. The value read is respectively held for a symbol duration of $T_{Bit} = 9 \cdot T_s$, and in this way the sampled input signal $RXDA_{Sampled}$ is produced. This 15 signal can be supplied to a microcontroller μC via a data-conversion unit 15, for example.

Fig. 2 shows an inventive unit for repeatedly redetermining the sampling phase. As in the prior art, a digital bit stream $RXDA_{In}$ with ninefold oversampling is fed into a sequence of 20 series-connected shift registers 16, 17, ..., 20. Each of the shift registers 16, 17, ..., 20 has nine memory cells and can therefore hold nine sequence samples. Whenever a sampling period T_s has elapsed, the content of the shift registers is shifted further one position to the right. In this case, the

arrow 21 indicates the direction of advance in the shift registers.

As in the prior art, the correlation determining unit 30 for 5 determining the correlation has the task of ascertaining a correlation value between the input bit sequence $\{r_0, r_1, \dots, r_{14}\}$ and the comparative sequence at each sampling time. Unlike in the prior art, the two sequences to be compared include only 15 bits each (instead of 16 bits up till now). The comparative 10 sequence $\{s_0, s_1, \dots, s_{14}\}$ is stored in the comparative-sequence shift register 22. To determine the correlation for the first time, that is to say at the start of reception of a data burst, the comparative-sequence shift register 22 contains the 15 lower 15 bits $\{s_0, s_1, \dots, s_{14}\}$ of the synchronization word known at the receiver, which is transmitted at the start of a data burst.

The unit 30 for ascertaining the correlation determines the 20 hamming distance $d(k)$ between the input bit sequence and the comparative sequence for each of the times $k \cdot T_s$. The time $k_1 \cdot T_s$ denotes the time of first correlation, that is to say the time at which $d(k_1) \leq d_{\max}$ is true for the first time. The associated correlation flag $f(k_1)$ is set equal to 1, and this 25 value is written (24) to the correlation-flag shift register 23. Just as described with reference to Fig. 1, the associated

correlation flags $f(k)$ are also ascertained for the next 8
 hamming distances $d(k)$, where $k = k_1+1, k_1+2, \dots, k_1+8$, and are
 written to the correlation-flag shift register 23. The values
 written are shifted from left to right by the shift register
 5 as indicated by the arrow 25.

The bit pattern stored in the correlation-flag shift register
 23 can be translated, using the lookup table LUT, into the
 sampling phase P_k for the optimum sampling time t_0 situated in
 10 the center of the correlation range. In this case,

$$t_0 = k_0 \cdot T_s + m \cdot T_{bit}$$

applies, where: $k_0 = k_1 + P_k + k_2$, k_1 denotes the time index for
 15 the first occurrence of correlation, P_k denotes the sampling
 phase, and k_2 denotes an arbitrarily selectable time offset
 with $k_2 \in \{-2; -1; 0; 1; 2; 3\}$.

The sampling phase P_k determined in this manner is supplied to
 20 the sample and hold element 27. The next bit in the input bit
 stream is then read 26 at the actual sampling time stipulated
 by P_k . The newly read bit $r [k_0]$ is supplied to the
 microcontroller μ C via the data conversion unit 29 as part of
 the sampled input bit stream $RDXA_{sampled}$.

Unlike in the prior art, the newly read bit $r[k_0]$ is also fed into the comparative-sequence shift register 22 (arrow 28), so that the following new comparative sequence is obtained:

5 $\{r[k_0], s_0, s_1, \dots, s_{13}\}$

The bit s_{14} of the synchronization word is shifted out of the comparative-sequence shift register 22 by the insertion of $r[k_0]$.

10

Instead of a comparison with the known synchronization word, the invention involves determining the new sampling phase by comparing the input samples with a comparative sequence that is obtained from a decision-based (Decision Directed) evaluation of the received data stream. The decision about the value of the data bit $r[k_0]$ is made by reading (26) the input data stream using the previous sampling phase P_k .

15 The new sampling phase P_{k+1} is then ascertained using a modified comparative sequence which is generated on the basis of the decision about $r[k_0]$. The new sampling phase P_{k+1} is determined by correlating the input data stream with the new comparative sequence $\{r[k_0], s_0, s_1, \dots, s_{13}\}$.

20 Unlike in the prior art, the bit r_0 is no longer read from the shift register 17, but rather from the shift register 18. This

results in a certain time delay between reading 26 the bit $r[k_0]$ required for the comparative sequence, on the one hand, and reading the bit r_0 from the input data stream, which means that the value of $r[k_0]$, which is required for the comparative sequence, is already available when r_0 arrives. On account of this time offset, the inventive solution allows the full sampling-time range from the start of correlation to the end of correlation to be swept between the input sequence and the comparative sequence. It is advantageous in this context if 10 the comparative-sequence shift register 22 is filled with zero at each of the times $k_1 + m \cdot T_{Bit}$, because this allows for better tracking of the start of correlation.

15 The newly determined sampling phase P_{k+1} is supplied to the sample and hold element 27. The next input bit can then be read (26) using the actual new sampling phase P_{k+1} .

20 To prevent readjustment from repeatedly obtaining incorrect comparative patterns, for example on account of greatly disturbed data bits, and hence to prevent the newly determined sampling phases from being repeatedly incorrect, readjustment of the sampling phase P_{k+1} needs to be permitted only within a particular range around the initially determined sampling phase $P_{initial}$.

Provision can also be made for the discrepancies between the newly determined sampling phases and the initially determined sampling phase $P_{initial}$ to be added up over a particular period and for readjustment to be performed only if the summed 5 discrepancy exceeds a particular threshold. This measure allows improved robustness to be attained for the control.

The invention permits continuous readjustment of the sampling phase P_k and thus ensures that the individual data symbols 10 arriving are each sampled in the center. This improves the decision for the individual data bits, and the bit-error rate is reduced. In particular, a signal disturbance at the start of the data burst, that is to say when the synchronization word is transmitted, no longer results in incorrect sampling 15 of the entire data burst arriving. Any drift in the time references of the transmitter and receiver can be compensated for by the inventive correcting of the sampling phase.